Four Phase CCD Clocking

	Interactive Java Tutorial
ATTENTION Our servers have detected that your web browser does not have the Java Virtual Machine installed or it is not functioning properly. Please install this software in order to view our interactive Java tutorials. You may download the necessary software by clicking on the "Get It Now" button below.

A four phase CCD incorporates four individual polysilicon gate electrodes in each pixel cell, each of which requires a separate input clock signal to properly transport accumulated charge. The shift register illustrated in the tutorial includes two pixel elements, for a total of eight gates aligned along a common axis to form a column. The nature of electrostatic forces in the silicon substrate beneath the gates is determined by the voltage level applied to a particular gate by the clock input signal. High level voltages induce the formation of a potential "well" beneath the gate, whereas low level voltages form a potential barrier to electron movement.

The tutorial illustrates a timing diagram utilizing a series of voltage schemes to transport charge through a four phase CCD. At t(1), the voltage applied to gates R(1) and R(2) is held low while that applied to gates R(3) and R(4) is held high. This causes the creation of a potential well, which is formed beneath gates R(3) and R(4) to integrate charge collected by Pixel 1 (illustrated as a collection of blue "electrons"). To transfer charge, at t(2) the voltage applied to gates R(1) and R(3) changes polarity with R(1) going from low to high and R(3) going from high to low. Electrostatic forces subsequently move the charge packet (purple electrons) a single step to the new potential well formed beneath gates R(4) of Pixel 1 and R(1) of Pixel 2. The net effect is to transfer the integrated charge one gate width to the right. At clock interval t(3), gates R(2) on both pixels switch from low to high, while gate R(4) on Pixel 1 switches from high to low. This action forces the charge packet a single step further to a new potential well formed under gates R(1) and R(2) of Pixel 2. Simultaneously, another new potential well is created under gates R(1) and R(2) of Pixel 1 to accommodate transferred charge from Pixel 0 (not illustrated). A single cycle of the process is completed at t(4), when the charge is transferred to new potential wells created under gates R(2) and R(3) of both Pixels 1 and 2. The entire process is repeated until all charge packets have reached the output node. Note that even though only a single charge packet is being moved in the tutorial, this clocking scheme simultaneously transfers all charges associated with the columnar gate array.